chisel

chisel

Simple chisel dual port memory Read port issue

Timing of expect() #Chisel3 Tester

Module is an object or a class?

How do I get my wire name to show up when using dynamic indexing?

How to extend chisel3's bundle to a specific width the value this.getWidth?

How to get the Index of Max element in UInt Vec , Chisel

Is there an accepted way to get a Gray Code counter in Chisel?

How do I make an individual Rocket tile asynchronous to the rest of the system

Chisel Bundle connection and type Safety

What does this Chisel exception mean: Caused by: chisel3.package$RebindingException: Attempted reassignment of binding to Reset

How to ristrict Slave port's visiliblity when creating new AXI4 Slave port?

How to pass a operator as a parameter

Chisel variable Declaration Syntax Meaning rvs: Bool*

Generating waveforms with ChiselTest framework

how to suggest name inside bundle in chisel3.2?

How to dynamically add IO ports to a Chisel Bundle?

In Chisel3, what imports do I need for the Printable examples?

Chisel randomly initialize register value when simulating with verilator

Can chisel implement printf to a file?

Chisel test - internal signals

how to override/extend chisel signal naming

How to keep val names under withClock() or withClockAndReset() scopes

Maintain connection order on FIRRTL using Cat operator

How to initialize a Reg of Bundle in Chisel?

chisel partial bulk connection with "<>" operator

Chisel compiled successfully but can't generate correctly verilog

Is there a way to make signals in Chisel not defined at module scope visible in waveforms?

How to split an UInt() into a Vec of UInt to do subword extraction and assignment?

Remove Bundle prefixes for nested bundles?

How to express specified index range of a Vec?

How to reinterpret IO signal when testing chisel3 modules

Chisel Synchronization

Response signal when performing a store into the L1 Dcache of Rocket Chip Core

Question regarding lazy evaluation for Diplomacy (rocket-chip)?

Error: Attempted to instantiate a Module without wrapping it in Module()

How to convert from Uint to Int

Error while passing values using peekpoketester

Examples in Chisel that make use of MuxCase

"for-loop" to reduce coding on Chisel3.2

Can not do "import chisel3._"

Developer's guide for Chisel?

Chisel : When-otherwise clause not working in function definition

Looping through a circular buffer in Chisel

value is not a member of chisel3.Bundle

firrtl_interpreter.InterpreterException: error: ConcreteSInt(303, 9) bad width 9 needs 10

How do you test RawModules?

how to pack zeros in to bundles in chisel

How to generate code to RTL with blackbox?

chisel-firrtl combinational loop handling

Multiple option for val in a bundle

Add registers of sub-module to the regmap() of a module that new/instantiate it

How to writing a accumulator by using ScalaBlackBox?

How do you implement active-low reset with named ports?

Using Multiple Clocks in Testers

Why multiple HCL languages [closed]

What is the purpose of the makeSink method in making IOs for a periphery

Generating Verilog code after BlackBoxing in Chisel3

Chisel3: How to create a register without reset signal in RawModule?

How do you instanciate a same module twice?

Vivado can't recognize the double-port RAM while using SyncReadMem

page:2 of 4 prev page next page main page

Categories

spring-boot-gradle-plugin

powerapps-canvas

numerical-methods

apply-templates

relational-database

stripe-customers

apache-commons-lang3

google-apis-explorer

fault-tolerance

imagemagick-montage

intersection-observer

azure-pipelines-releas...

katalon-recorder

separation-of-concerns

github-package-registry

nsmanagedobject

multiple-return-values

openoffice-impress

zend-framework-mvc

amazon-machine-learning

recursive-backtracking

date-arithmetic

spring-test-mvc

serverside-javascript

configurationsection

Resources